Two-Tier Globally Asynchronous Locally Synchronous Architecture for Collision Avoidance Algorithms
نویسندگان
چکیده
منابع مشابه
LP-GALS-C: A New Low-Power Globally Asynchronous Locally Synchronous Architecture for Symmetric-Key Cryptography
Internet security protocols are commonly used to provide secure connectivity over public insecure networks. Encrypting traffic, authentication and validating packets' integrity are all services provided by network security. These services implement symmetric-key cryptographic algorithms. Architectures that implement network security not only have to meet high computing demands, but they also ha...
متن کاملA Globally Asynchronous Locally Synchronous Field Programmable Gate Array Architecture
Globally Asynchronous Locally Synchronous techniques have been developed over recent years as they allow some of the advantages of asynchronous circuits to be integrated into synchronous designs. This has been applied to ASICs, but not FPGAs. We propose using these techniques to improve the routing of FPGAs targeted at synchronous designs.
متن کاملA Predictive NoC Architecture for Vision Systems Dedicated to Image Analysis
The aim of this paper is to describe an adaptive and predictive FPGA embedded architecture for vision systems dedicated to image analysis. A large panel of image analysis algorithms with some common characteristics must be mapped onto this architecture. Major characteristics of such algorithms are extracted to define the architecture. This architecture must easily adapt its structure to algorit...
متن کاملA Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efficient in order to achieve real-time requirements with low power consumption for specific algorithms. Transport Triggered Architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the pro...
متن کاملEliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’s
Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic whose locally generated clock has an independent frequency and phase. Data is exchanged between cores using an asynchronous communication protocol. The nondeterministic synchronization strategies used by most GALS architectures...
متن کامل